Which of the following is/are part of an Instruction Set Architecture (ISA) of a processor?

Correct Answer: (D) The total number of registersConcept — ISA Definition: The ISA defines the programmer-visible interface: instruction set, register file, data types, addressing modes, memory model. The number of registers is specified by the ISA (e.g., MIPS has 32 GPRs, x86 has 8, ARM has 16) and programs directly reference register names.Cache size (A), clock frequency (B), and number of cache levels (C) are all microarchitectural details — implementation choices that are transparent to programs. Two processors can implement the same ISA with completely different cache configurations or clock speeds.

GATE-CS is a competitive examination conducted in India. This question is from the 2025 GATE-CS Computer Organization and Architecture paper.

How can I prepare for GATE-CS Computer Organization and Architecture?

To prepare for GATE-CS Computer Organization and Architecture, practice previous year questions (PYQs), understand concepts thoroughly, and solve mock tests regularly. This 2025 question covers Machine Instructions and Addressing Modes topic.

What is the difficulty level of this question?

This GATE-CS 2025 Computer Organization and Architecture question has a medium difficulty level and is marked as an important question.

Where can I find more GATE-CS previous year questions?

You can find more GATE-CS previous year questions on AspirantMitraa. Browse by subject, topic, year, and difficulty level to practice effectively.

GATE-CS Computer Organization and Architecture 2025 -...

Match each addressing mode in List I with a data element or element of a data structure (in a high-l…

MEDIUM2026GATE-CSComputer Organization and Architecture

Consider a processor that has 16 general purpose registers and it uses 2-byte instruction format for…

HARD2026GATE-CSComputer Organization and Architecture

Consider a processor with load-store architecture where the first operand of any instruction is the …

EASY2026GATE-CSComputer Organization and Architecture

A processor has 64 general-purpose registers and 50 distinct instruction types. An instruction is en…

MEDIUM2025GATE-CSComputer Organization and Architecture

A processor with 16 general purpose registers uses a 32-bit instruction format. The instruction form…

EASY2024GATE-CSComputer Organization and Architecture

A processor uses a 32-bit instruction format. The ISA has 150 distinct instructions equally divided …

MEDIUM2024GATE-CSComputer Organization and Architecture

Which of the following is/are part of an Instruction Set Architecture (ISA) of a processor?

Master GATE-CS with Our Test Series

More Questions from Machine Instructions and Addressing Modes

Frequently Asked Questions

Which of the following is/are part of an Instruction Set Architecture (ISA) of a processor?

Master GATE-CS with Our Test Series

More Questions from Machine Instructions and Addressing Modes

Frequently Asked Questions